Design and Formal Verification of a Fault-tolerant Clock Synchronization Subsystem for the Controller Area Network

Category: Ph. D. Theses Publication Date: November, 2010 Citekey: GuillermoTesis2010 Institution: Universitat de les Illes Balears

Associated Project(s)